Comparison of hamming, BCH, and reed Solomon codes for error correction and detecting techniques

Mr. Dawit abrha; Mr.Musie frdiesa; Mr. Mamaru wutabachew

doi:https://doi.org/10.14445/22315381/IJETT-V67I6P201

Research Article | Open Access | Download PDF

Volume 67 | Issue 6 | Year 2019 | Article Id. IJETT-V67I6P201 | DOI : https://doi.org/10.14445/22315381/IJETT-V67I6P201

Comparison of hamming, BCH, and reed Solomon codes for error correction and detecting techniques

Mr. Dawit abrha , Mr.Musie frdiesa , Mr. Mamaru wutabachew

Citation :

Mr. Dawit abrha , Mr.Musie frdiesa , Mr. Mamaru wutabachew, "Comparison of hamming, BCH, and reed Solomon codes for error correction and detecting techniques," International Journal of Engineering Trends and Technology (IJETT), vol. 67, no. 6, pp. 1-4, 2019. Crossref, https://doi.org/10.14445/22315381/IJETT-V67I6P201

Abstract

In digital communication, errors are introduced during the transmission of data from the transmitter to receiver due to noise or environmental interference. Hence, we have to use some kind of error control coding for error detection and error correction. In this paper we are applying error control mechanisms, like hamming code, BCH codes and reed Solomon codes to detect and correct the errors. Thus we are used Hamming code, Reed-Solomon and BCH code control techniques to correct the errors. Lastly we are comparing the capability of error correcting those codes .the comparison is based on the strength of error correcting technique

Keywords

hamming code, Reed-Solomon code, BCH code, error detecting, error correcting.

References

[1] D. Deshmukh and A. More, “International Journal of Innovative Research in Computer and Communication Engineering Applying Big Data in Higher Education,” no. d, pp. 4657–4663, 2017.
[2] S. Gandhi and J. Khurana, “„ Implementing (7, 4) Hamming Code Encoding And Decoding System Using CPLD ,?” vol. 2, no. 7, pp. 714–719, 2013.
[3] D. K, “Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL and eliminating the fan-out,” IOSR J. Electron. Commun. Eng., vol. 7, no. 6, pp. 01–06, 2013.
[4] K. Kaur, H. Dogra, and G. S. Gaba, “A Theoretical Review of Channel Coding Techniques Over Different Channel Models,” Int. J. Control Autom., vol. 10, no. 9, pp. 37–42, 2017.
[5] G. Kavyashri, K. Shruthi, M. R. Nagasanthosh, M. S. Sowjanya, and A. P. Kavya, “Implementation of Reed Solomon Codes on.”
[6] B. Özbay and S. Çekli, “Power-efficient Viterbi decoder architecture and field programmeble gate arrays FPGA implementation,” Istanbul Univ. - J. Electr. Electron. Eng., vol. 18, no. 1, pp. 52–59, 2018.
[7] M. Prashanthi and P. Samundiswary, “An Area Efficient (31, 16) BCH Decoder for Three Errors,” Int. J. Eng. Trends Technol., vol. 10, no. 13, pp. 616–620, 2014
[8] O. Rafique and G. S.L, “Hardware Efficient WiMAX Deinterleaver Capable of Address Generation for Random Interleaving Depths,” Int. J. Eng. Trends Technol., vol. 10, no. 4, pp. 187–190, 2014.
[9] P. G. Scholar, “Improved Compression Scheme for FPGA with Hamming Code Error Correction Technique.”
[10] J. Singh and D. S. Bahel, “Comparative Study of Data Transmission Techniques of Different Block Codes over AWGN Channel using Simulink,” Int. J. Eng. Trends Technol., vol. 9, no. 12, pp. 609–615, 2014.