NOC Architecture Comparison with Network Simulator NS2

Neila MOUSSA; Farah Nasri; Rached Tourki

doi:https://doi.org/10.14445/22315381/IJETT-V13P269

Research Article | Open Access | Download PDF

Volume 13 | Number 3 | Year 2014 | Article Id. IJETT-V13P269 | DOI : https://doi.org/10.14445/22315381/IJETT-V13P269

NOC Architecture Comparison with Network Simulator NS2

Neila MOUSSA , Farah Nasri , Rached Tourki

Citation :

Neila MOUSSA , Farah Nasri , Rached Tourki, "NOC Architecture Comparison with Network Simulator NS2," International Journal of Engineering Trends and Technology (IJETT), vol. 13, no. 3, pp. 340-346, 2014. Crossref, https://doi.org/10.14445/22315381/IJETT-V13P269

Abstract

The current density integration in integrated circuits can have quite complex SoCs. Problems of interconnections between IP blocks become a critical point that current communication structures are no longer able to solve. These problems are mainly related to the notion of QoS becomes an important concept ensuring maximum reliability. Thus, solutions based NoC offer good prospects to overcome the current limitations of particular topologies Bus. NoC then constitutes a new paradigm for interconnecting SoCs. Through this paper, we tested four NoC topologies in different simulations with NS-2. Through metrics evaluated we were able to identify a selective classification of these topologies.

Keywords

Network on Chip (NOC) and Network Simulator (NS2).

References

[1] A. Grbic, S. Brown, S. Caranci, R. Grindley et al. « Design and implementation of the NUMAchine multiprocessor ». 35rd Design S.K. Tewksbury, M. Uppuluri, L.A. Hornak. « Interconnections/micro-networks for integrated microelectronics ». Global telecommunications conference. (GLOBECOM’92). 1992
[2] S. Zhang, C. Zhu, J. K. O. Sin, and P. K. T. Mok, “A novel ultrathin elevated channel low-temperature poly-Si TFT,” IEEE Electron Device Lett., vol. 20, pp. 569–571, Nov. 1999.
[3] M. Brière. « Flot de conception hiérarchique d’un système hétérogène -Prototypage virtuel d’un réseau d’interconnexion optique intégré ». Ecole Centrale de Lyon. 29 Novembre 2005
[4] A. Hemani. « Network on chip: an architecture for billion transistor era ». IEEE NorChip Conference. Nov 2000
[5] S. Riso, L. Torres, G. Sassatelli, M. Robert, F.Moraes. « Réseau d’interconnexion pour les systèmes sur puce : Le réseau HERMES ». Signaux, Circuits et Systèmes (SCS’04) Monastir, Tunisie. Mars 2004
[6] M. Brière. « Flot de conception hiérarchique d’un système hétérogène -Prototypage virtuel d’un réseau d’interconnexion optique intégré ». Ecole Centrale de Lyon. 29 Novembre 2005
[7] J. Padhye, V. Firoiu, and D. Towsley, “A stochastic model of TCP Reno congestion avoidance and control,” Univ. of Massachusetts, Amherst, MA, CMPSCI Tech. Rep. 99-02, 1999.
[8] Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specification, IEEE Std. 802.11, 1997.