Area Efficient Low Power Compressor Design Using GDI Technique

Nidhi Pokhriyal; Neelam Rup Prakash

doi:https://doi.org/10.14445/22315381/IJETT-V12P224

Research Article | Open Access | Download PDF

Volume 12 | Number 1 | Year 2014 | Article Id. IJETT-V12P224 | DOI : https://doi.org/10.14445/22315381/IJETT-V12P224

Area Efficient Low Power Compressor Design Using GDI Technique

Nidhi Pokhriyal , Neelam Rup Prakash

Citation :

Nidhi Pokhriyal , Neelam Rup Prakash, "Area Efficient Low Power Compressor Design Using GDI Technique," International Journal of Engineering Trends and Technology (IJETT), vol. 12, no. 1, pp. 132-135, 2014. Crossref, https://doi.org/10.14445/22315381/IJETT-V12P224

Abstract

Compressors are major components of the present multiplier designs. In multipliers maximum amount of power is consumed during the partial product addition. For higher order multiplication, a huge number of adders or compressors are used to perform the partial product addition. Using compressor adders, that can add four, five , six or seven bits at a time, the number of full adders and half adders can be reduced and thus area and power consumed also gets reduced. These compressor adders are designed by merging binary counter property with compressor property. In this paper, designs of 4:3, 5:3, 6:3, 7:3 compressors based on Gate Diffusion input technique have been presented. The designs are synthesized and analysed using Cadence Virtuoso tool in 180nm technology. When compared with CMOS based compressors, the proposed compressors show reduction in area and power ranging from 38.8% to 65.26% and 33.3% to 40% respectively.

Keywords

Compressor, low-power, Gate diffusion input technique, multiplier, binary counter.

References

[1] A Dandapat, S. Ghosal, P. Sarkar. & D. Mukhopadhyay, 2010. A 1.2-ns16×16-Bit Binary Multiplier Using High Speed Compressors. World Academy of Science, Engineering and Technology, Volume 4, pp. 556-561
[2] S. R. Huddar, Kalpana M, surbhi Mohan ,Novel High Speed Vedic Mathematics Multiplier using Compressors, Confererence proceedings of IEEE,2013
[3] N.Pokhriyal, H. Kaur, H. & D. N. R Prakash,. 2013. Compressor Based Area-Efficient Low-Power 8x8 Vedic Multiplier. Int. Journal of Engineering esearch and Applications, 3(6), pp. 1469-1472.
[4] Arkadiy Morgenstern, Alexander Fish and Israel A. Wagner, GATE-DIFFUSION INPUT (GDI) – A technique for low power design of digital circuitsAnalysis and characterization, IEEE proceedings of circuits and systems, 2002
[5] I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits. San Mateo, CA: Morgan Kaufmann, p. 7.
[6] S.S. Parigrahy, Dr. .N.R.Prakas, Anefficient implementation of low power logic for using novel GDI technique CIIT International journal